

AMENDMENTS TO THE CLAIMS

1. (Currently amended) A transceiver circuit capable of transferring data at one or more transfer rates, the transceiver circuit comprising:

one or more state machines having one or more tone phases in which determination of ~~the~~ a maximum transfer rate for one or more channels and one or more connections with one or more remote devices is carried out through exchange of one or more tone signals with at least one of the remote device or devices, and one or more data transfer phases in which data transfer is carried out at one or more frequencies higher than that of at least one of the tone signal or signals;

one or more error detection circuits detecting one or more errors in one or more receive signals; and

one or more data transfer phase transition suppressor circuits;

wherein, in the event that at least one of the error detection circuit or circuits detects at least one of the error or errors within at least one of the receive signal or signals during at least one of the data transfer phase or phases, one or more transitions is made from at least one of the data transfer phase or phases to at least one of the tone phase or phases, and after at least one of such transition or transitions has occurred, at least one of the data transfer phase transition suppressor circuit or circuits carries out control so as to prevent transition back to at least one of the data transfer phase or phases.

2. (Original) A transceiver circuit according to claim 1 further comprising:

one or more timers; and

one or more error counters;

wherein, only in the event that one or more numbers of errors occurring within one or more fixed times as detected by at least one of the error detection circuit or circuits, at least one of the timer or timers, and at least one of the error counter or counters during at least one of the data transfer phase or phases is greater than at least one preestablished value, one or more transitions is made from at least one of the data transfer phase or phases to at least one of the

tone phase or phases, and after at least one of such transition or transitions has occurred, at least one of the data transfer phase transition suppressor circuit or circuits carries out control so as to prevent transition back to at least one of the data transfer phase or phases.

3. (Original) A transceiver circuit according to claim 1 further comprising:

one or more transfer rate comparison circuits comparing the minimum transfer rate of which the transceiver circuit is capable and one or more transfer rates employed during at least one of the data transfer phase or phases;

wherein, only in the event that at least one of the error detection circuit or circuits detects at least one of the error or errors and at least one of the transition or transitions is made from at least one of the data transfer phase or phases to at least one of the tone phase or phases when at least one result of at least one comparison made by at least one of the transfer rate comparison circuit or circuits is that at least one of the transfer rate or rates employed during at least one of the data transfer phase or phases is identical to the minimum transfer rate or rates of which the transceiver circuit is capable, at least one of the data transfer phase transition suppressor circuit or circuits carries out control so as to prevent transition back to at least one of the data transfer phase or phases.

4. (Original) A transceiver circuit capable of transferring data at one or more transfer rates, the transceiver circuit comprising:

one or more state machines having one or more tone phases in which one or more connections with one or more remote devices are established through exchange of one or more tone signals with at least one of the remote device or devices, one or more speed negotiation phases in which determination of the maximum transfer rate permitted by one or more channels is carried out through mutual notification of one or more transfer rates of which the local device is capable, this notification being actually carried out at at least one of such transfer rate or rates, and one or more data transfer phases in which data transfer is carried out at at least one of the transfer rate or rates determined at at least one of the speed negotiation phase or phases;

one or more error detection circuits detecting one or more errors in one or more receive signals; and

one or more speed negotiation phase transition suppressor circuits;

wherein, in the event that at least one of the error detection circuit or circuits detects at least one of the error or errors within at least one of the receive signal or signals during at least one of the data transfer phase or phases, one or more transitions is made from at least one of the data transfer phase or phases to at least one of the tone phase or phases, and after at least one of such transition or transitions has occurred, at least one of the speed negotiation phase transition suppressor circuit or circuits carries out control so as to prevent transition to at least one of the speed negotiation phase or phases.

5. (Original) A transceiver circuit capable of transferring data at one or more transfer rates, the transceiver circuit comprising:

one or more state machines having one or more tone phases in which one or more connections with one or more remote devices are established through exchange of one or more tone signals with at least one of the remote device or devices, one or more speed negotiation phases in which determination of one or more maximum transfer rates permitted by one or more channels is carried out through mutual notification of one or more transfer rates of which the local device is capable, this notification being actually carried out at at least one of such transfer rate or rates, and one or more data transfer phases in which data transfer is carried out at at least one of the transfer rate or rates determined at at least one of the speed negotiation phase or phases;

one or more error detection circuits detecting one or more errors in one or more receive signals; and

one or more speed negotiation phase transition suppressor circuits;

wherein, in the event that at least one of the error detection circuit or circuits detects at least one of the error or errors within at least one of the receive signal or signals during at least one of the speed negotiation phase or phases, one or more transitions is made from at least one of the data transfer phase or phases to at least one of the tone phase or phases, and after at least one

of such transition or transitions has occurred, at least one of the speed negotiation phase transition suppressor circuit or circuits carries out control so as to prevent transition to at least one of the speed negotiation phase or phases.

6. (Previously Presented) A transceiver circuit according to claim 4 further comprising:

one or more timers; and

one or more error counters;

wherein, only in the event that one or more numbers of errors occurring within one or more fixed times as detected by at least one of the error detection circuit or circuits, at least one of the timer or timers, and at least one of the error counter or counters is greater than at least one preestablished value, one or more transitions is made from at least one of the data transfer phase or phases to at least one of the tone phase or phases, and after at least one of such transition or transitions has occurred, at least one of the state machine phase transition suppressor circuit or circuits carries out control so as to prevent transition to at least one of the speed negotiation phase or phases.

7. (Previously Presented) A transceiver circuit according to claim 4 further comprising:

one or more transfer rate comparison circuits comparing minimum transfer rate of which the transceiver circuit is capable and one or more transfer rates employed during at least one of the data transfer phase or phases;

wherein, only in the event that at least one of the error detection circuit or circuits detects at least one of the error or errors and at least one of the transition or transitions is made from at least one of the data transfer phase or phases to at least one of the tone phase or phases when at least one result of at least one comparison made by at least one of the transfer rate comparison circuit or circuits is that at least one of the transfer rate or rates employed during at least one of the data transfer phase or phases is identical to at least one of the minimum transfer rate or rates

of which the transceiver circuit is capable, at least one of the speed negotiation phase transition suppressor circuit or circuits carries out control so as to prevent transition to at least one of the speed negotiation phase or phases.

8. (Canceled)

9. (Previously Presented) A transceiver circuit according to claim 2 wherein:

one or more tone signal transmit select circuits are employed as at least one of the data transfer phase transition suppressor circuit or circuits or speed negotiation phase transition suppressor circuit or circuits; and

in the event that at least one of the error detection circuit or circuits determines that channel quality is poor and one or more transitions is made from at least one of the data transfer phase or phases to at least one of the speed negotiation phase or phases, at least one of the tone signal transmit select circuit or circuits carries out control so as to prevent transmission of one or more tone signals.

10. (Original) A transceiver circuit according to claim 9 further comprising:

one or more receive signal detection circuits; and

one or more timers;

wherein, in the event that at least one of the receive signal detection circuit or circuits and at least one of the timer or timers establish during at least one of the tone phase or phases that at least one receive signal, being absent for not less than at least one fixed time, has been completely disconnected, at least one of the tone signal transmit select circuit or circuits reinitiates transmission of one or more tone signals.

11. (Original) A transceiver circuit according to claim 9 further comprising:

one or more cable connect detection circuits;

wherein, in the event that at least one of the cable connect detection circuit or circuits establishes during at least one of the tone phase or phases that one or more cables has been disconnected, at least one of the tone signal transmit select circuit or circuits reinitiates transmission of one or more tone signals after at least one of the cable or cables has been reconnected.

12. (Previously Presented) A transceiver circuit according to claim 2 wherein:

one or more transmitter power supply control circuits are employed as at least one of the data transfer phase transition suppressor circuit or circuits or speed negotiation phase transition suppressor circuit or circuits; and

in the event that at least one of the error detection circuit or circuits determines that channel quality is poor, one or more transitions is made to at least one of the tone phase or phases, and after at least one of such transition or transitions has occurred, at least one of the transmitter power supply control circuit or circuits causes at least one power supply of at least one transmitter to be turned OFF.

13. (Original) A transceiver circuit according to claim 12 further comprising:

one or more receive signal detection circuits; and

one or more timers;

wherein, in the event that at least one of the receive signal detection circuit or circuits and at least one of the timer or timers establish during at least one of the tone phase or phases that at least one receive signal, being absent for not less than at least one fixed time, has been completely disconnected, at least one of the transmitter power supply control circuit or circuits causes at least one power supply of at least one transmitter to be turned ON.

14. (Original) A transceiver circuit according to claim 12 further comprising:

one or more cable connect detection circuits;

wherein, in the event that at least one of the cable connect detection circuit or circuits

establishes during at least one of the tone phase or phases that one or more cables has been disconnected, at least one of the transmitter power supply control circuit or circuits causes at least one power supply of at least one transmitter to be turned ON after at least one of the cable or cables has been reconnected.

Claims 15-26. (Canceled)

27. (Previously Presented) A transceiver circuit according to claim 2 wherein:

the transceiver circuit is IEEE 1394-compliant;

one or more suspend/disable control circuits provided at one or more PHY locations is or are employed as at least one of the speed negotiation phase transition suppressor circuit or circuits; and

in the event that at least one of the error detection circuit or circuits determines that channel quality is poor, at least one of the suspend/disable control circuit or circuits, during at least one of the tone phase or phases, causes at least one PORT at which at least one error is or was detected to enter at least one suspended state and/or at least one disabled state.

28. (Original) A transceiver circuit according to claim 27 further comprising:

one or more receive signal detection circuits; and

one or more timers;

wherein, in the event that at least one of the receive signal detection circuit or circuits and at least one of the timer or timers establish during at least one of the tone phase or phases that at least one receive signal, being absent for not less than at least one fixed time following transmission of one or more tone signals by one or more local transmit circuits, has been completely disconnected, at least one of the suspend/disable control circuit or circuits causes termination of at least one suspended state and/or at least one disabled state.

29. (Original) A transceiver circuit according to claim 27 further comprising:

one or more cable connect detection circuits;

wherein, in the event that at least one of the cable connect detection circuit or circuits establishes during at least one of the tone phase or phases that one or more cables has been disconnected, at least one of the suspend/disable control circuit or circuits causes termination of at least one suspended state and/or at least one disabled state after at least one of the cable or cables has been reconnected.

30. (Previously Presented) A transceiver circuit according to claim 2 wherein:

one or more wait states is or are present between at least one of the data transfer phase or phases and at least one of the tone phase or phases; and

in the event that at least one of the error detection circuit or circuits determines that channel quality is poor, one or more transitions is made from at least one of the data transfer phase or phases to at least one of the wait state or states, and only if it is established during at least one of the wait state or states that at least one remote device has been completely disconnected therefrom is at least one transition made to at least one of the tone phase or phases.

31. (Original) A transceiver circuit according to claim 30 further comprising:

one or more receive signal detection circuits; and

one or more timers;

wherein, in the event that at least one of the receive signal detection circuit or circuits and at least one of the timer or timers establish during at least one of the tone phase or phases that at least one receive signal, being absent for not less than at least one fixed time following transmission of one or more tone signals by one or more local transmit circuits, has been completely disconnected, at least one transition is made from at least one of the wait state or states back to at least one of the tone phase or phases.

32. (Original) A transceiver circuit according to claim 30 further comprising:

one or more cable connect detection circuits;

wherein, in the event that at least one of the cable connect detection circuit or circuits establishes during at least one of the tone phase or phases that one or more cables has been disconnected, at least one transition is made from at least one of the wait state or states back to at least one of the tone phase or phases after at least one of the cable or cables has been connected.

33. (Original) A transceiver circuit capable of transferring data at a plurality of transfer rates, the transceiver circuit comprising:

one or more state machines having one or more tone phases in which one or more connections with one or more remote devices are established through exchange of one or more tone signals with at least one of the remote device or devices, one or more speed negotiation phases in which determination of the maximum transfer rate permitted by one or more channels is carried out through mutual notification of one or more transfer rates of which one or more local devices is capable, this notification being actually carried out at at least one of such transfer rate or rates, and one or more data transfer phases in which data transfer is carried out at at least one of the transfer rate or rates determined at at least one of the speed negotiation phase or phases;

one or more error detection circuits detecting one or more errors in one or more receive signals; and

one or more transfer rate comparison circuits comparing the minimum transfer rate of the transceiver circuit and one or more transfer rates employed during at least one of the data transfer phase or phases;

wherein, in the event that at least one of the error detection circuit or circuits detects at least one of the error or errors within at least one of the receive signal or signals during at least one of the data transfer phase or phases when at least one result of at least one comparison made by at least one of the transfer rate comparison circuit or circuits is that at least one of the transfer rate or rates employed during at least one of the data transfer phase or phases is greater than the minimum transfer rate or rates of the transceiver circuit, one or more transitions is made from at

least one of the data transfer phase or phases to at least one of the tone phase or phases, and thereafter, the maximum transfer rate of the transceiver circuit during at least one of the speed negotiation phase or phases is set so as to be at least one rate that is lower than at least one transfer rate employed during at least one of the data transfer phase or phases.

34. (Original) A transceiver circuit according to claim 33 further comprising:
one or more receive signal detection circuits; and
one or more timers;

wherein, in the event that at least one of the receive signal detection circuit or circuits and at least one of the timer or timers establish during at least one of the tone phase or phases that at least one receive signal, being absent for not less than at least one fixed time following transmission of one or more tone signals by one or more local transmit circuits, has been completely disconnected, the maximum transfer rate of the transceiver circuit during at least one of the speed negotiation phase or phases is returned to its original maximum transfer rate.

35. (Original) A transceiver circuit according to claim 33 further comprising:
one or more cable connect detection circuits;

wherein, in the event that at least one of the cable connect detection circuit or circuits establishes during at least one of the tone phase or phases that one or more cables has been disconnected, the maximum transfer rate of the transceiver circuit during at least one of the speed negotiation phase or phases is returned to its original maximum transfer rate after at least one of the cable or cables has been reconnected.

36. (Previously Presented) A transceiver circuit according to claim 10 wherein the at least one fixed time is not less than 132 ms.

37. (Canceled)

38. (Currently amended) A transceiving method, ~~substantially effects manifestation of one or more transceiver circuits according to any one of claims 1.~~ comprising:

determining a maximum transfer rate for at least one channel and at least one connection with at least one remote device through exchange of at least one tone signal with the at least one remote device;

transferring data at a frequency higher than that of the at least one of the tone signal; and
detecting at least one error in at least one received signal;

wherein, in the event that an error is detected within the at least one received signal during at least one data transfer phase, at least one transition is made from the at least one data transfer phase to at least one tone phase, and after the at least one transition, control is carried out so as to prevent transition back to the at least one data transfer phase.

39. (Canceled)

Application No. 10/761,272
Amendment dated April 17, 2008
Reply to Office Action of December 17, 2007

Docket No.: 0951-0131P

AMENDMENTS TO THE DRAWINGS

The attached sheet(s) of drawings includes changes to Figs. 15-19.

Attachment: Replacement sheets